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Abstract—We present an automated symbolic verifier for
checking the functional correctness of GPGPU kernels para-
metrically, for an arbitrary number of threads. Our tool
PUG
♣❛r❛
checks the functional equivalence of a kernel and
its optimized versions, helping debug errors introduced dur-
ing memory coalescing and bank conflict elimination related
optimizations. Key features of our work include: (1) a sym-
bolic method to encode a comparative assertion across two
kernel versions, and (2) techniques to overcome SMT solver
restrictions through overapproximations, yielding an efficient
bug-hunting method.
Keywords-GPU Programming; Formal Verification; Param-
eterized Reasoning; Satisfiability Modulo Theories (SMT);
Symbolic Analysis; Correctness of Optimizations.
I. INTRODUCTION
There is an explosive growth of interest in Graphical Pro-
cessing Units (GPU) for speeding up computations occurring
at all application scales [11]. When properly programmed,
GPUs can yield 20x to 100x performance compared to
traditional CPUs. Often this requires heroic acts of program-
ming: (i) keep the GPU threads busy; (ii) ensure coalesced
data transfers from the GPU global memory to the GPU
shared memory; and (iii) minimize bank conflicts during
shared memory accesses. Unfortunately, bugs are frequently
introduced during CUDA programming and optimization;
and few tools are available to verify CUDA programs. In
this paper, we present the first (to the best of our knowledge)
parameterized reasoning method for GPU kernels.
GPU kernels are comprised of extremely light-weight Sin-
gle Instruction Multiple Data (SIMD) threads that synchro-
nize sparingly using barriers. These little resemble threads
of C/Java that are heavy-weight, and synchronize using
locks/monitors. In [13], we introduce an SMT [22] based
approach for analyzing GPU kernels through a new tool PUG
that can handle kernels of thousands of lines of code – but
for a fixed number (e.g., two or three) threads. It builds
a symbolic model (as transition relation) according to the
operational semantics of a kernel. PUG’s main drawback
is that it explodes in complexity when confronted with a
growing number of threads during functional correctness
checking (PUG often times out on four threads). This makes
it very difficult to downscale a kernel and check it. While
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modeling a small number (e.g., two) threads often suffices
for race checking, it is almost always impossible to express
functional correctness over such small thread populations.
In [14] we present a tool called GKLEE and a checking
methodology that dramatically improves the capabilities in
this area. GKLEE is the first concolic verifier and test
generator for CUDA GPU programs. GKLEE detects several
forms of data races, bank conflicts, non-coalesced memory
accesses, deadlocks, and also reports thread/warp diver-
gences accurately. GKLEE employs a new schedule gener-
ation method consisting of a canonical sequential schedule
interlaced with SIMD execution within each thread warp.
This avoids the exponentially of general schedule generation,
and detects bugs without omissions or false alarms. GKLEE
generates tests that guarantee code coverage, assisted by
many new GPU-specific test minimization heuristics. GKLEE
has found bugs and issues in CUDA SDK kernels, and can
handle multi-kernel examples. However, GKLEE still does
not offer parameterized verification capabilities, exceeding
normally allocated amounts of computational resources on
many small to medium examples at about 2K threads.
We show in this paper that taking a different approach to
SMT-encoding than PUG or GKLEE can result in a practically
feasible parameterized verification approach. We show that
for many kernels, this method (called PUG
 ✁✂✁
) vastly out-
performs our previous methods. In our new parameterized
approach, only one (parameterized) thread is modeled. Our
tool PUG
 ✁✂✁
based on this approach tracks how data flows
through the threads in consecutive computational rounds.
Over these rounds, it symbolically reasons about the possible
values of shared variables contributed by all threads. From
one perspective, it implicitly implements the Omega Test [20]
using SMT techniques. When this checking approach applies
to a kernel, it is sound (no false alarms will be reported).
We also propose an over-approximation approach to combat
the capacity limits of SMT solvers, in order to locate bugs
quickly.
One of the main applications of our method is to check
the equivalence of a kernel and its optimized version. This
parameterized method is particularly suitable for handling
typical optimizations for CUDA kernels such as memory
coalescing and bank conflict elimination (which often pre-
serve the loop structures).
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In essence, our parameterized method makes full use
of the symmetric nature of SIMD computations. In the
SIMD model, within each (synchronized) step, each thread
performs similar computations on different data. Thus, the
behavior of all the threads can be inferred by investigating
one arbitrary thread. After one execution round, the threads
exchange data and go the next round. Modeling such ex-
changes by an arbitrary number of threads is challenging;
we rely on symbolic matching and SMT solving to address
this problem in this paper.
We organize the paper by first presenting the generic, non-
parameterized approach extended from [13], then present the
parameterized approach. We then compare the performance
of these approaches on realistic CUDA programs.
II. BACKGROUND AND MOTIVATING EXAMPLES
A CUDA kernel is launched as an 1D or 2D grid of
thread blocks. The total size of a 2D grid is gridDim.x
✂ gridDim.y. The coordinates of a (thread) block are
❤blockIdx.x, blockIdx.y✐. The dimensions of each
thread block are blockDim.x and blockDim.y. Each block
contains blockDim.x   blockDim.y threads, each with
coordinates ❤threadIdx.x, threadIdx.y✐. These threads
can share information via shared memory, and synchronize
via barriers ( syncthreads()). Threads belonging to distinct
blocks must use the much slower global memory to com-
municate, and may not synchronize using barriers.
The values of gridDim and blockDim determines the
configuration of the system, e.g. the sizes of the grid and
each block. For a thread, blockIdx and threadIdx give
its block index in the grid and its thread index in the block
respectively. For brevity, we use ❣❞✁♠, ❜✁❞, ❜❞✁♠, and t✁❞
for ✄r☎✆❉☎✝, ✞❧♦❝❦■✆①, ✞❧♦❝❦❉☎✝ and ✟✠r❡❛✆■✆① respec-
tively. Clearly, constraints
✞☎✆✿✡ ❁ ✄✆☎✝✿✡
for ✡ ✷ ❢①❀ ②☛ and
✟☎✆✿✡ ❁ ✞✆☎✝✿✡ for ✡ ✷ ❢①❀ ②❀ ③☛ always hold.
Consider the following simple example with 2D blocks,
which is simplified from the “transpose” kernel in CUDA
SDK 2.0 [7]. Note that a variable with modifier shared is
“global” for all threads within a block; and private variables
have no modifiers.
void naiveTranspose (int *odata, int* idata,
int width, int height) {
int xIndex = bid.x * bdim.x + tid.x;
int yIndex = bid.y * bdim.y + tid.y;
if (xIndex < width && yIndex < height) {
int index_in = xIndex + width * yIndex;
int index_out = yIndex + height * xIndex;
odata[index_out] = idata[index_in];
}
int i, j; // for the post-condition
postcond(i < width && j < height =>
odata[i * height + j] == idata[j * width + i]);
}
The threads transpose the array in parallel: each thread
reads ✁❞☞t☞ at location (✞☎✆✿① ✡ ✞✆☎✝✿① ✰ ✟☎✆✿①✮ ✰ ✇☎✆✟✠ ✡
✭✞☎✆✿② ✡ ✞✆☎✝✿② ✰ ✟☎✆✿②✮
and writes it to ✌❞☞t☞ at location
✭✞☎✆✿② ✡✞✆☎✝✿②✰✟☎✆✿②✮✰✠❡☎✄✠✟✡ ✭✞☎✆✿①✡✞✆☎✝✿①✰✟☎✆✿①✮
. The
functional correctness of this kernel is specified in the post-
condition: the element at location ❥ ✡ ✇☎✆✟✠ ✰ ☎ in the input
array ☎✆❛✟❛ must be deposited into location ☎ ✡ ✠❡☎✄✠✟ ✰ ❥
in the output array
♦✆❛✟❛
. This property should hold for all
valid configurations as well as all possible input values.
This naı¨ve kernel suffers from non-coalesced writes, and
can be more than 10x slower than the following optimized
kernel for large matrices. The kernel below is optimized to
ensure that all global reads and writes are coalesced, and
avoids bank conflicts in the shared memory. The computa-
tions between two consecutive barriers constitute a barrier
interval (BI) or round. This example contains two rounds of
computation.
void OptimizedTranpose (int *odata, int *idata,
int width, int height) {
__shared__ float block[bdim.x][bdim.x+1];
// read the matrix tile into shared memory
int xIndex = bid.x * bdim.x + tid.x;
int yIndex = bid.y * bdim.y + tid.y;
if((xIndex < width) && (yIndex < height)) {




// write the transposed tile to global memory
xIndex = bid.y * bdim.y + tid.x;
yIndex = bid.x * bdim.x + tid.y;
if ((xIndex < height) && (yIndex < width)) {




We may use the same post-condition as before to specify
the functional correctness of this optimized kernel. More-
over, the equivalence of these two kernels can be specified
as: suppose the two kernels take the same inputs, i.e.
the same ✁❞☞t☞, ✍✁❞t✎ and ✎✏✁❣✎t, then after execution
they produce the same outputs (in ✌❞☞t☞) for all possible
configurations. The main challenge here is to show this for
any number of threads and any input value.
A. Related Work
Verification of CUDA Kernels. Traditional testing methods
are ineffective at producing guarantees because they assume
concrete input values as well as a fixed numbers of threads,
and examine only those concurrency schedules produced by
the execution environment. Past efforts in thread verification
have focused on multi-threaded programs synchronizing
using locks and semaphores [9]. These methods are inap-
plicable for GPU kernels. Our work is tailored for CUDA
which is very widely used; it will easily apply to emerging
standards (e.g., OpenCL [16]).
There are only few GPU-specific checkers reported in
the past. Table I gives a comparison of these tools. An
instrumentation based technique is reported [4] to find





(extend from [13]) GKLEE [14] [4] (GRace [27])
Methodology Symbolic Analysis Concolic Exec. in virtual machine Dyn. Check (+ Static Analysis)
Level of Analysis Source Code LLVM Bytecode Source Code Instrument.
Bugs Targeted Race, Func. Corrct., Equiv. Check Corrct. & Perf. Bugs Race, Bank Conflict
Program Inputs Fully Symbolic Symbolic + Concrete No Symbolic
Parameterized? Yes (for both Race and Equiv. Check) No No
Table I
COMPARISON OF FORMAL VERIFIERS OF GPU PROGRAMS
testing approach in which the program is instrumented with
checking code, and only those executions occurring on a
specific platform are considered. A similar method [27] is
used to find races assisted by static analysis. Static analysis is
performed first to locate possible candidates so as to reduce
the runtime overheads caused by instrumented code. These
runtime methods cannot accept symbolic inputs and verify
function correctness on open inputs, not to mention handling
an arbitrary number of threads.
GKLEE [14] builds a virtual machine (VM) modeling the
thread computations on the GPU. When a GPU program is
executed in the VM, the tool checks deadlocks, several forms
of data races, and performance bugs (e.g. bank conflicts,
non-coalesced memory accesses, thread/warp divergences).
The execution in the VM considers only a fixed numbers
of threads; hence only a portion of valid configurations
are examined. Moreover, GKLEE executions often exceed
memory/time limits on many small to medium examples
containing non-trivial branches. For example, the Bitonic-
Sort kernel (of about 50 lines of code) will cause blow-up
when the thread number is greater than 8.
As far as race checking and bank conflict detection goes,
the techniques used in PUG can easily accommodate the
use of symbolic thread identifiers. However, these straight-
forward extensions do now work for functional equivalence
checking.
The KLEE-FP tool [6] handles OpenCL code. Its main
use is in crosschecking OpenCL code against an initial
scalar sequential version, and also for race detection in such
code. Its approach to floating-point equivalence is based on
expression normalization. KLEE-FP is not a parameterized
checker, however. Its floating-point reasoning methods can
be incorporated into PUG
 ✁✂✁
which currently lacks the
ability to handle float numbers.
Parameterized Verification. There are abstraction based
techniques [19], [5] that help reduce the problem of verifying
parameterized systems with infinite states to that of check-
ing corresponding finite-state abstractions. The abstraction
methods employed include counter abstraction [19] which
helps abstract process identities, or environmental abstrac-
tion [5], which provides an abstract counting method for
the number of processes satisfying a given predicate. These
techniques require manual effort to obtain the abstractions.
They also do not directly apply to GPUs.
There are efforts [1], [18] that apply automatic induction
to generate and verify invariants pertaining to parameterized
systems. In most cases, manual effort is required to obtain
the invariants, although Pnueli et al. [18] presented a way
to automatically compute invariants given an appropriate
abstraction relation. None of these methods consider CUDA-
style computations.
The reduction from infinite states to equivalent finite states
in these works is based on finding an appropriate cut-off ❦
of the parameter of the system. The goal is to establish that
a property is satisfied by ❦ processes if and only if it is
satisfied by any number (❃ ❦) of processes. For example,
[10] proposes tighter bounds of cut-off for parameterized
systems, independent of the communication topology. In
contrast, our technique considers only one parameterized
thread and does not require symmetry reduction.
Equivalence Checking. Many approaches have been pro-
posed for checking the equivalence of two sequential pro-
grams. For instance, equivalence checkers [21], [24] perform
a dependence graph abstraction of programs containing only
affine loops. The basic idea is to use the Omega test to check
whether the relations depicting the dependence graphs are
equal. Unfortunately, the Omega test approach supports only
linear arithmetic. Since these works do not exploit decision
procedures, they are unable to handle many arithmetic
transformations. They can only deal with programs with high
similarities.
TVOC [2] first verifies loop transformations using a spe-
cific proof rule called Permute, and then verifies structure-
preserving optimizations. It relies on extra information sup-
plied by the compiler to generate verification conditions
which are fed to an SMT solver for satisfiability checking.
Zaks and Pnueli [26] also used SMT solving to verify
structure-preserving optimizations. Their verifier attempts to
find invariants connecting the models of the two programs.
However, it is difficult to identify sufficiently precise invari-
ants for non-trivial optimizations. Also, these checkers can
handle only sequential programs.
An equivalence checking method for CUDA kernels is
discussed in [23]. It makes many assumptions and restric-
tions on the input programs and is not parameterized. No
implementation of this method is reported.
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III. SMT ENCODING AND NON-PARAMETERIZED
CHECKING
Although CUDA kernels are concurrent programs execut-
ing in parallel, CUDA programmers often intend to write
deterministic programs whose final results are independent
of the concurrent schedule. We have presented a static
checker [13] and a symbolic executor [14] to determine
whether a program is deterministic; and also proved that
a deterministic program could be serialized such that the
accesses on shared variables are executed in a sequential
order (i.e. the canonical schedule). In this section we give
a different (and slightly better) order to sequentialize the
shared variable accesses. Unlike the one in [13], this order
does not use symbolic arrays to support schedule ids and re-
quires only local information of the accesses. This encoding
serves as the basis for comparing the parameterized method
and the non-parameterized one.
A. Encoding Sequential Structures
Basic Statements. Our encoding assigns SSA indices to
variables. Specifically, the following translation function  
constructs a logical formula from single statements and
expressions, where ♥❡①t and ❝✉r return the next and the cur-
rent SSA indices of a variable respectively, and ✈❪✭❬✐✁ ✼✂ ✄✮
denotes the update of array
✈
by setting the element at
✐
to
✄. Note that a write to an array variable is actually modeled






































int k = 0;
int a[3];
int i = a[1] + k;



























Branches. The SSA indices of the variables updated in the





should be synchronized so that subsequent statements have
a consistent view of their values. The following example








will be referenced later. Here notation
✧t❡ stands for “✧❢ t❤❡♥ ❡★s❡”.
✩✪ ✘ ❃ ✵
✫ ❥ ❂ ✘ ✛ ✚✵❀ ❦ ❂ ❥ ✬ ✘❀ ❣
✯✱✲✯




































Our checker handles other structures including variable
aliasing, static scopes and function calls. More details are
available at [13].
Serializing Concurrent Executions We now illustrate the
translation of shared variable updates in concurrent exe-
cutions. Suppose we have to translate a global assignment
v[tid.x] = tid.x + 1 where
✈
is a shared array. Note
that ✸ threads are being allowed to concurrently perform
this assignment. On the other hand, since no data race exists
and the program is deterministic, we can specify an order
in which the assignments are executed by assigning SSA
indexes to
✈
. A typical order is to have the threads execute
the assignments with respect to their thread ids: thread ✹
executes first, then thread ✺ executes, . . . , finally thread ✸✻✺
executes. Such order is called the natural order.
✽
✶
✾❁❄ ❅ ❁ ❆ ❇ ❈ ✽
✷
✾❇❄ ❅ ❇ ❆ ❇ ❈ ❉ ❉ ❉ ❈ ✽
❊
✾❋ ● ❇❄ ❅ ❋ ● ❇ ❆ ❇
Now consider a more complicated example where ✈ is the
only shared variable. As usual we assume that no data races
occur on ✈. In the first round, all threads execute v[i] =
v[j] + tid.x. After all threads finish this assignment, the
second round containing v[k]++ starts execution.
v[i] = v[j] + tid.x❍ syncthreads()❍ v[k]++❍
























Formally, the combined transition system for ✸ threads is
❖P◗❘❙❚■
❯















We give below the model of the naiveTranpose
kernel. Each thread has a private copy of local variables
such as ③④❋⑤⑥③. They are referred to by ③④❋⑤⑥③⑦⑧ in each
thread ⑨
⑩




for the optimized kernel (we use ⑨ and ❷ to refer to the
source (naive) and target (optimized) kernel respectively).












































































Equivalence Checking Given the models TRANS➄ and






kernels are equivalent if and only if the following constraint
holds. We subscript the variables in the source and target
kernel with s or t respectively.
✽♥✿ ❚ ✁✂✄
☎
✭✆❀ ♥✮ ❫ ❚ ✁✂✄
✝













Unfortunately, an SMT solver is unable to handle this
quantified formula since the definition of TRANS is recursive
over the number of threads and the solver requires a concrete
✠ to unroll the recursion. This also forbids using induction
(e.g. k-induction [17]) to to perform the proof. Moreover, the
fact that our translation conjoins the models of ✠ threads will
make SMT solving quite complex (and of course it would
not lead to a parametric approach).
The Assertion Language (for Property Checking) In
addition to equivalence checking, PUG
♣❛r❛
also checks prop-
erties specified as assertions (e.g. in the postconditions).
Our assertion language supports the definition of Boolean
formulas using C syntax. One of the main features of this
assertion language is that it allows the definition of loops,
handling recursive properties and variables with symbolic
values. For instance, consider a reduction kernel which
computes the sum of the elements in the input array ✡❞☛t☛
and stores this sum in ☞❞☛t☛. A suitable post-condition
specifying functional correctness is the following, where
✠
is the number of elements in ✡❞☛t☛.
for (i = 1; i ✔ n; i++) ❢odata += idata[i];❣
In some cases, functional correctness can be specified
recursively. Consider a scan kernel which computes the
parallel prefix sum of the input elements. We show below a
suitable postcondition.
✌ ♦✍✎✞✎❬✵❪ ❂ ✵ ❫
✭✵ ❁ ✐ ❁ ♥ ✏ ✶ ✟ ✌ ♦✍✎✞✎❬✐ ✰ ✶❪ ❂ ✌ ♦✍✎✞✎❬✐❪ ✰ ✌ ✐✍✎✞✎❬✐❪✮
IV. PARAMETERIZED CHECKING
This section describes how to perform parameterized
encoding. The key is to calculate the value of an output
element regardless of the number of threads.
A. Single Conditional Assignment
Our method builds a symbolic model according to the
accesses on shared arrays. We first present a method which
eliminates all the intermediate variables so that only the
accesses on shared arrays are left (an optimization is pre-
sented in Section IV-C). For example, the body of the
naiveTranspose contains a conditional assignment (CA)
to ☞❞☛t☛ as follows.
if (bid.x * bdim.x + tid.x < width &&
bid.y * bdim.y + tid.y < height)
odata[(bid.y * bdim.y + tid.y) +
height * (bid.x * bdim.x + tid.x)] =
idata[(bid.x * bdim.x + tid.x) +
width * (bid.y * bdim.y + tid.y)];
This can be interpreted by an mapping from ☞❞☛t☛





the condition ❜✐✍✿① ✗ ❜✍✐♠✿① ✰ ✞✐✍✿① ❁ ✇✐✍✞❤ ❫ ❜✐✍✿② ✗
❜✍✐♠✿② ✰ ✞✐✍✿② ❁ ❤❡✐✌❤✞, the destination address ✭❜✐✍✿② ✗
❜✍✐♠✿② ✰ ✞✐✍✿②✮ ✰ ❤❡✐✌❤✞ ✗ ✭❜✐✍✿① ✗ ❜✍✐♠✿① ✰ ✞✐✍✿①✮
and the
source address ✭❜✐✍✿① ✗ ❜✍✐♠✿① ✰ ✞✐✍✿①✮ ✰ ✇✐✍✞❤ ✗ ✭❜✐✍✿② ✗
❜✍✐♠✿② ✰ ✞✐✍✿②✮











are called the range and domain of the
CA respectively. Now consider the ❦✜✢ element in the
output array,
☞❞☛t☛✘❦✙














and the guard holds (there is only one such s
✣
since no
race occurs on ✡❞☛t☛); or (2) the old value of ☞❞☛t☛✘❦✙ if
❅s
✣






✒. For brevity we write ✥✑s
✣
✒



















is investigated, and so on. Here we use the “xor”
operator ✧ to emphasize that at most one thread satisfies
✥
. If no thread satisfies
✥
, then the old value of
☞❞☛t☛✘❦✙
is




denote the first write to
☞❞☛t☛
.
Key Observation: The approach so far seems to suggest
the enumeration of ✠ threads. However, observe that since
there exists no conflict, at most one thread will satisfy ✥.
Therefore, we can build an SMT constraint considering only































✒ does not necessar-
ily indicates that
☞❞☛t☛✘❦✙
takes its old value — only
there exists no such s
✣
will the value of ☞❞☛t☛✘❦✙ be





















doesn’t hold for all s
✣
.
Unfortunately, existing SMT solvers often fail to handle
quantified formulas (they return an inconclusive answer
“unknown”). To overcome this limitation and make sure
that our verifier gives conclusive answers, we derive un-
quantified formulas from the quantified ones and use them











✮❪ for a fresh variable
s
✣




✒ is true then
☞❞☛t☛✘❦✙








sence of conflicts enables us to eliminate the ✻ quantifier
by introducing the fresh variable s
✣
. For the second formula
we apply the approach detailed in section IV-D.
Formal Status: It should be noted that unsolved quanti-
fied formulas may lead to under-approximations but over-
approximations: if PUG
♣❛r❛
reports a bug, then this bug is
real; if a kernel is correct, then PUG
♣❛r❛
won’t report a bug.
However PUG
♣❛r❛







✮ ✿ ✿ ✿ ♣✭s
♥
✮ else
















Figure 1. Calculating CAs over multiple threads.
We call the derived formulas Verification Conditions. Section
IV-D presents additional details of our technique.
B. Instantiation of Conditional Assignments (CA)
Now consider a more complicated case where an expres-





✞, where op is a binary operator, reads





assume that immediately preceding these reads, there exists
a conditional assignment (CA) ✡ ❄ ✈☎❡✞ ☛☞ ✇. The question




✞ in terms of ✇? Or
more specifically, suppose
✡









✞ in terms of ✇?
As indicated in Figure 2, for the first read ✈☎✆
✝
✞, we
introduce a fresh variable ✌
✝
to denote the ID of the thread
writing the value to ✈☎✆
✝











✮. For the second read ✈☎✆
✠
✞, note
that we cannot use the same
✌
✝
because the write may






















❪ with ✇ such that the value
of this expression can be obtained from two instantiations
(one for ✌
✝
and the other for ✌
✠
) of ✇. In general, if an
expression contains ✓ reads from variable ✈, then ✓ fresh
variables and ✓ formulas are created.





































For instance, consider the optimized Transpose kernel.
Let ❳✔✖✕ and ❨ ✔✖✕ be ❜✖✗✘①✙❜✗✖♠✘①✰✖ and ❜✖✗✘②✙❜✗✖♠✘②✰✖
respectively. This kernel contains two CAs:
if (X(tid.x) < width && Y(tid.y) < height)
block[tid.y][tid.x] =
idata[Y(tid.y) * width + X(tid.x)];
if (Y(tid.x) < height && X(tid.y) < width)
odata[X(tid.y) * height + Y(tid.x)] =
block[tid.x][tid.y];
The value of the ✖t✚ output element ✛✗✆✜✆☎✖✞ may be
tracked back to an element in the ❜✢✛❝✣ first, then to an
element in the ✖✗✆✜✆. That is, it can be obtained by the
sequential composition of the two CAs. We instantiate the






respectively (recall that we use ✜ rather than ✌ for this
optimized kernel). An important point here is to match






























✿★✮ ❁ ❤✎✐❣❤  ❫✪✭ 
✷






































✿✩✮ ✫ ✒✐❞ ❤ ✬ ✪✭ 
✶
✿★✮❪
We may dig deeper into these formulas. Suppose
✪✭ ✿★✮❀ ✯ ✭ ✿✩✮ ❁ min✭✒✐❞ ❤❀ ❤✎✐❣❤ ✮ holds for any ✜, i.e.
thread
✜
accesses data within the bounds of the 2-D input






































✿✩✮ ✫ ✒✐❞ ❤ ✬ ✪✭ 
✶
✿★✮❪ ✿
If each block of threads is a square such that ✤❞✐✳✿★ ❂
✤❞✐✳✿✩
, then we can derive the following formula justifying
the correctness of the optimized kernel – the input array is
correctly transposed no matter how many threads are consid-
ered. Note that this kernel is designed with implicit assump-
tions that (1) each block is square; and (2) only those threads
with tid ✜ satisfying ✪✭ ✿★✮❀ ✯ ✭ ✿✩✮ ❁ min✭✒✐❞ ❤❀ ❤✎✐❣❤ ✮
should participate in the computation. In fact, our encoding
models exactly this design and also helps reveal hidden
assumptions. For example, PUG
✴✸✹✸
reports a bug when















✿✩✮ ✫ ✒✐❞ ❤ ✬ ✪✭ 
✶
✿★✮❪







provided that all above





. Note that only
✛✗✆✜✆☎✖✞
is instantiated only once for each kernel. We need







on the elements in the input array ✖✗✆✜✆.
C. Barrier Interval and Control Flow
The statements between two consecutive barriers are
within a Barrier Interval (BI). Since there are no conflicts
within a BI, writes to the same shared variable will not fall
on the same address. We may use this fact to simplify the
generated constraints. Consider the following diagram where






































































The non-conflicting assumption indicates that at most one
☛☞✌
✐
✍ would match ☛☞✎✍. Thus instead of writing a pair
of constraints for each CA, we can combine all the CA




represent ☛’s value right before BI 1 and BI 2
respectively). The main benefit is now we have only one
quantified formula rather than ✑ formulae.
In some cases (e.g. the two Transpose kernels) the
quantified formula is not needed at all because ☛☞✎✍’s value















✡ ✡ ✡ ✮✮ and







A further optimization we employed is to keep the control
flow of the BI and not eliminate all intermediate variables.
The program below (the left column) contains two condi-
























, we keep this control flow structures
and generate the constraint as shown on the right. This
representation, which mimics those in Section III, reduces













































We attempt to convert a quantified formula into an
equivalent quantifier-free formula whenever possible. One
quantified formulas we encountered so far is of the following
format, where t is the thread id with domain ☞✜✢✢✑✍, ✣ is a
function of
t
, ✤ is the guard on t, ✎ is an expression not
involving t, and ✥ is a predicate indicating the value of a
variable is unchanged:
✭✽✦ ✔ ❬✕✡✡✖❪ ✿ ✚✭❛ ❂ ✧✭✦✮ ✒ ❝✭✦✮✮✮ ✘ P
We introduce a function ★ ✿ int ✩ int by defining ★✭✦✮ ❂ ❛
if ✭❛ ❂ ✧✭✦✮✮ ✒ ❝✭✦✮ and ★✭✦✮ ❂ undefined otherwise. That
is, ✪✫t✬ returns the address ✎ satisfying ✭❛ ❂ ✧✭✦✮✮ ✒ ❝✭✦✮.
Let the integer space ❙ be ❢★✭✦✮ ❥ ✦ ✔ ❬✕✡✡✖❪❣, i.e. the set
of all addresses obtained by applying ✪ on the thread IDs.
In a typical CUDA kernel, function
✪
is an increasing or
decreasing function. Without loss of generality we assume
✪
is increasing. Usually the space ❙ is discrete such that
✽✦ ✔ ❬✕✡✡✖✮ ✿ ✾✈ ✿ ❛✭✓✮ ❁ ✈ ❁ ❛✭✓ ✰ ✕✮. The fact that there
exists no
t
satisfying ✎ ✱ ✪✫t✬ is equivalent to there exists a
t such that ✎ falls between ✪✫t✬ and ✪✫t ✲ ✜✬ (note that we
need to extend ✪’s definition to t ✱ ✳ and t ✱ ✑ ✲ ✜ here).
✭✽✦ ✔ ❬✕✡✡✖❪ ✿ ✚✭❛ ❂ ★✭✦✮✮✮ ✴✘
✭✾✦ ✔ ❬✹ ✡✡ ✖❪ ✿ ★✭✦✮ ❁ ❛ ❁ ★✭✦ ✰ ✕✮✮
where ★ is an increasing function





an increasing function. In order to obtain an un-quantified
verification condition, we can introduce a fresh variable
t
to eliminate the ✺ quantifier to obtain the final verification
condition.
✦ ✔ ❬✹ ✡✡ ✖❪ ✿ ★✭✦✮ ❁ ❛ ❁ ★✭✦ ✰ ✕✮ ✘ P
It is not hard to see that the
✪
functions for the two
Transpose kernels are increasing and their quantified
formulas can be converted in this manner. In fact, under valid
configurations (e.g. the block is of square size), their spaces
❙ are continuous over the thread IDs, thus the quantified
formulas will never be used and can be safely removed.
Fast Bug Hunting. If quantifier elimination is impossible,
then we can further loosen the requirement of proving
the properties. Our goal then would be to locate property
violations quickly by ignoring the quantified formula.
Consider the following sequence. Even the quantified
formulas are nonconvertible, we know conclusively that


























✮ ✘ P✭✧✭✇✮✮ reveals a real
bug. PUG
✼❃r❃














Coverage. Our approach may be criticized on many
2449506
grounds. For example, our parameterized method employs
under-approximation because of the inability of solvers
to handle quantified formulas. Yet our encoding ensures
that all (conditional) assignments are covered. With our
proposed quantifier elimination technique and the techniques
described in Section IV-C, all combinations (conjunctions)
of the CAs in different BIs are encoded. We believe that in
practice PUG
♣❛r❛
will miss few bugs.
Contrast with Omega Tests. An Omega Test [20] based
approach may be used to match the address of a read and the
range of a CA by building a relation (over the thread IDs)
from the address to the range ❢ ✁✁✂❡ss ✦ ✂ ✄❣❡ ❥ ❝♦✄✁☎.
The main advantage of this approach is that it won’t generate
quantified formulas. However, Omega Tests only support
linear expressions while non-linear expressions are prevalent
in CUDA kernels (e.g. in the two Transpose kernels).
Our SMT-based method can be regarded as an alternative to
Omega Tests to handle non-linear expressions (of particular
types).
E. Loops
Our method works better for kernels containing no loops.
For kernels with loops, a naı¨ve solution is to fully unroll
the loop. However, loop unrolling may not scale, especially
with nested loops. Also, loop bounds may involve symbolic
values, making it impossible to perform loop unrolling
without assigning concrete values to relevant inputs. Our
solution is to align the loops or down-size the iteration space.
The loop problem becomes much less severe in equiva-
lence checking. Typical CUDA optimizations often preserve
the loop structures of the source kernel such that we may
just need to compare the bodies of the loops. A similar
assumption is made in [26]. For example, we can optimize
the following loop where ✆❞✝t✝ is a shared array
for(unsigned int k = bdim.x / 2; k > 0; k >>= 2) {
if ((tid.x % (2*k)) == 0)
sdata[tid.x] += sdata[tid.x + k];
__syncthreads();
}
to the one below by eliminating the slow modulo arithmetic:
for(unsigned int k = 1; k < bdim.x; k *= 2) {
int index = 2 * k * tid.x;
if (index < bdim.x)
sdata[index] += sdata[index + k];
__syncthreads();
}
Since the operator ✰ in the body is commutative and
associative, the two loop headers can be normalized to be the
same. Then the two respective CAs are as follows; on them,
the equivalence checking approach discussed in previous
sections can be used:
s✿① ✪ ✭✷ ✞ ❦✮ ❂ ✵ ❄ s✿① ✟❂ s✿① ✠ ❦
✷ ✞ ❦ ✞ ✡✿① ❁ ❜✁✐♠✿① ❄ ✷ ✞ ❦ ✞ ✡✿① ✟❂ ✷ ✞ ❦ ✞ ✡✿① ✠ ❦
When the loop alignment fails, we unroll the loops fully
(to the given bounds). This happens when optimizations
other than memory coalescing and bank conflict elimination
are applied. We plan to port the method in [2] to deal with
other typical loop transformations.
A notion of program products, cross-products, is proposed
in [26]. The compiler correctness verification is reduced to
checking a single program which synchronizes the original
and transformed programs. However, the restriction of this
cross-product based approach to structurally similar pro-
grams limits its applicability to structure-preserving transfor-
mations. Another line of work [3] extended this method to
handle more asynchronous programs by (manually) setting
up the synchronous points and inserting invariants into the
product program. Our method is similar to these two works
in the sense that we also need to align the loops to obtain
structurally similar programs.
It is still a non-trivial challenge to parametrically verify
structurally dissimilar sequential programs, and optimiza-
tions not conforming to specific patterns. We believe that
we can overcome some of the limitations of our approach
by introducing a richer set of inference rules (e.g. for compli-
cated loop optimizations). Typical transformation rules can
be verified once and for all, or over each execution [15],
[12].
Symmetry Reduction. In many cases, loop bounds in a
CUDA kernel depends on the size of a block. As many
CUDA kernels are designed to run on arbitrarily-sized
blocks [8], one can expect to be able to reduce block sizes
to a reasonable value before running PUG
♣❛r❛
. Currently,
such downscaling is done manually. We plan to develop an
automatic symmetry reduction approach to identify, for a
property ☛, the minimum number of threads ♥ for which ☛
should be checked. We believe that parameterized analysis






uses Z3 [25] as the SMT solver. Z3’s expressions
are based on bit vectors (bounded integers); thus the solving
time depends on the number of bits.
We performed experiments on a laptop with an Intel
Core(TM)2 Duo 1.60GHz processor and 2GB memory to
check some representative kernels in CUDA SDK 2.0 Suite
[7], each of which contains both unoptimized and optimized
kernels. Table II shows the SMT solving time in seconds.
Here
♥
denotes the number of GPU threads. The Transpose
kernels are not equivalent when ♥ is not a perfect square;
we mark these cases by a ❵☞✌. The reduction kernels contains
loops whose upper bounds depend on
♥
, making the generic
method blow up on ♥. Notation ✶✻✍ indicates that 16-bit
bit-vectors are used; T.O denotes Time Out (❃ 5 minutes).
These benchmarks employ the multiplication operation ex-





n = 4 8 16(+C.) 32(+C.) -C. +C.
Transpose (8b) ❁1 ❁1✄ 7.3 15.4✄ T.O ❁0.1
Transpose (16b) 28 ❁1✄ T.O(1.2) 37(14.3)✄ T.O ❁0.1
Transpose (32b) T.O 1.5✄ T.O(4.3) T.O(31) T.O 0.16
Reduction (8b) 1 41 T.O(T.O) T.O(T.O) 0.2 0.2
Reduction (12b) 21 T.O T.O T.O 15 11
Table II
EVALUATION RESULTS FOR EQUIVALENCE CHECKING OF SOME SDK KERNELS (BUG FREE VERSIONS).
sensitive to the sizes of the bit-vectors. This may cause
even the parameterized method to time-out. In this case, we
must concretize some of the symbolic variables (i.e. give
them concrete values, indicated by the “+C.” flag) and then
compare the results.
Our testing addresses two kinds of bugs. The first kind
is due to incorrect configurations for running kernels: for
example, using a non-square block (for the Tranpose kernel);
or, using a value of ACCN that is not a power of 2
(in the Scalar Product kernel). PUG
♣❛r❛
is able to reveal
violations of these assumptions. The second class of bugs
is those intentionally introduced within correct kernels, e.g.
by modifying the addresses of accesses on shared variables
or the guards of conditional statements.
Table III compares our parameterized and non-
parameterized approaches. Not surprisingly, the
parameterized method is much faster.
Kernel Non-param. Param.
n = 4 8 16
Transpose (16b) 0.16 0.53 2.7 ❁0.1
Transpose (32b) 0.54 1.8 7.9 0.26
Reduction (8b) 0.2 3.4 T.O ❁0.1
Reduction (16b) 0.3 7 T.O ❁0.1
Reduction (32b) 0.8 9.2 T.O 0.1
Table III




has checked more kernels than shown in above
tables, some of which come from GPGPU programming
classes. Although they are small-medium sized programs
(typically 50-200 lines of code), it still is non-trivial to
verify some of these highly optimized parallel programs.
Furthermore, even for a small kernel, loop unrolling often
results in many CAs to be checked. It is encouraging that
PUG
♣❛r❛
was able to identify bugs within few seconds on
some of these kernels.
VI. CONCLUDING REMARKS
In this paper, we detailed several directions for developing
parameterized equivalence verification methods for GPU
programs. We then presented specific details pertaining to
PUG
♣❛r❛
, the first such parameterized checker (so far as
we know). Using PUG
♣❛r❛
, we have obtained many en-
couraging preliminary results on several small-to-medium
real-world kernels. As to our future work, many extensions
are planned. In addition to finding better ways to handle
quantified formulas and non-trivial loop transformations, we
plan to extend PUG
♣❛r❛
to deal with more complicated
programs, and incorporate it into our symbolic executor
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